

*71* 141. (Amended) A memory system connectable to a host processor to enable the exchange of data therebetween, said memory system comprising:

an array of non-volatile floating gate memory cells partitioned into a plurality of blocks of cells that individually store a given amount of user data and overhead data, wherein the memory cells are individually programmable into one of more than two distinct threshold level ranges corresponding to more than one bit of data per cell, and

a controller connected to the array and removably connectable to the host through an electrical connector, said controller including:

*M H*  
an address generator that is responsive to receipt of a mass memory storage block address from the host to address a corresponding at least one of the plurality of memory blocks, and

a data transfer control that responds to an instruction from the host to perform a designated one of reading user data from, or writing user data to, said at least one addressed block, including a data writing circuit that generates at least some of the overhead data associated with at least one of at least one addressed block or user data being written therein, and a data reading circuit that reads the overhead data from said at least one addressed block, wherein the data writing circuit programs the individual memory cells into said one of more than two distinct threshold level ranges and the data reading circuit reads one of more than two distinct threshold level ranges from the individual memory cells.

#### REMARKS

As a result of a recent review of the claims pending in the present application, several of the independent claims are being voluntarily amended.

A further Supplemental Information Disclosure Statement has recently been separately filed to make many documents of record from the related litigation of the parent patent that has been previously referenced. Since the discovery period in this litigation has now closed, it is not expected that the defendant in that litigation, Lexar Media, Inc., will be citing any new prior art. Hopefully, then, the prosecution of the present application can be concluded with the prior art now of record.

A prompt examination and allowance of the claims of the present application are respectfully requested. If the Examiner has any questions about this application or matters that would benefit from a discussion with counsel, he is invited to telephone the undersigned attorney.

Dated: June 29, 2000

Respectfully submitted,

Gerald P. Parsons  
Gerald P. Parsons, Reg. No. 24,486  
MAJESTIC, PARSONS, SIEBERT & HSUE P.C.  
Four Embarcadero Center, Suite 1100  
San Francisco, California 94111-4106  
Telephone: (415) 248-5500  
Facsimile: (415) 362-5418

Atty. Docket: HARI.006USF